

Fig. 3




Fig. 4

MICROPROCESSOR		ANTENNA INTERFACE	
CONTACT MODE	CONTACTLESS MODE	CONTACT MODE	CONTACTLESS MODE
Vdd = RST = CLK = IO ₂ = 0 ⇒ C.M DATA via IO ₁ C.M { data trans- action ISO 7816	Vdd = RST = CLK = IO ₂ = 1 ⇒ C / L DATA via IO ₂ C/L { data trans- action CONTACTLESS PROTOCOL	Vdd = RST, CLK = TRISTATE E / M FIELD OFF ⇒ C.M. MODE	Vdd = RST = CLK = E / M FIELD ON ⇒ C/L. MODE DATA TRANS- ACTION via IO ₂

Fig. 5

00001240-123097
/60E2T 042T0060




Fig. 6

09001240 123097




Fig. 7

0000440 1309 04210060




Fig. 8 a




Fig. 8 b

The diagram illustrates a microprocessor system (10) with an antenna interface (15). The system includes a microprocessor (14) with pins for Vdd, IO₁, IO₂, RST, CLK, and GND. The antenna interface (15) contains an antenna (16) connected to a coil (20, 21) and an E² memory element (38). The interface also includes a reference voltage (V_{ref}) (40), a bridge (37), a clamp (39), and a data communications circuit (65). The microprocessor is connected to the antenna interface via a data bus (66, 67, 68) and control lines (RST, CLK). The antenna interface also includes a contact mode detector (52), an EEPROM (53), a programmable unit (54), a clock (51), and a reset (50) block. The system is powered by Vdd and GND, with various capacitors (C1, C2, C3, C4, C5, C7, C8) and resistors (22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100) connected to various pins and components.

Fig. 9




Fig. 10

Fig. 11




Fig. 12